What is an instruction? And a register? What does register-to-register mean? In what order is a program executed?

Why do we need memory?

Where are the instructions stored?

What is the C equivalent to: `sub $t0, $t1, $t2`?

\[ t0 = t1 - t2 \]
Announcements

- Website is up! Explore it (MIPS resources, Easter-eggs, etc)
- Homework 0 will be posted today – *not* graded, just for your benefit
  — on your own, explore SPIM.
- Homework 1 (for a grade, to be done individually) will be posted Friday
  — write a function in MIPS assembly
  — due a week later
- Lab 1 (to be done in partners) posted next week
  — Please find a lab partner *soon*
  — Or we will find one for you 😊

- Luis’ office hours:
  M 1:30-2:30, or by appointment (in CSE 576)

- Textbook – sorry about the confusion. The bookstore only sells the newest edition. Take your pick, we will post readings for both editions of the book. Check for bugs on the 4th edition.
A more complete assembly example

- How would you write code in MIPS assembly to compute:

\[ 1 + 2 + 3 \times 4 \]

```
addi $t0, 50, 1
addi $t0, $t0, 2
addi $t1, $t0, 3
addi $t2, $t0, 4
mul $t2, $t1, $t2
add $t0, $t0, $t2
```
Memory review

- Memory sizes are specified much like register files; here is a $2^k \times n$ RAM.

- A chip select input $CS$ enables or “disables” the RAM.
- ADRS specifies the memory location to access.
- WR selects between reading from or writing to the memory.
  - To read from memory, WR should be set to 0. OUT will be the n-bit value stored at ADRS.
  - To write to memory, we set WR = 1. DATA is the n-bit value to store in memory.

<table>
<thead>
<tr>
<th>CS</th>
<th>WR</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>None</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Read selected address</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Write selected address</td>
</tr>
</tbody>
</table>
MIPS memory

- MIPS memory is byte-addressable, which means that each memory address references an 8-bit quantity.
- The MIPS architecture can support up to 32 address lines.
  - This results in a $2^{32} \times 8$ RAM, which would be 4 GB of memory.
  - Not all actual MIPS machines will have this much!
Loading and storing bytes

- The MIPS instruction set includes dedicated load and store instructions for accessing memory.
- The main difference is that MIPS uses indexed addressing. - The address operand specifies a signed constant and a register. - These values are added to generate the effective address.
- The MIPS “load byte” instruction `lb` transfers one byte of data from main memory to a register.
  \[
  \text{lb }$t0, 20($a0) \quad \# \quad \text{Memory}[$a0 + 20] = \text{$t0}
  \]
- The “store byte” instruction `sb` transfers the lowest byte of data from a register into main memory.
  \[
  \text{sb }$t0, 20($a0) \quad \# \quad \text{Memory}[$a0 + 20] = \text{$t0}
  \]

Diagram:
- Memory at address $a0 + 20$.
- Data value $b1 b2 b3$.
- Address calculation: $a0 + 20$. 
- Load byte and store byte operations illustrated.
Loading and storing words

- You can also load or store 32-bit quantities—a complete word instead of just a byte—with the `lw` and `sw` instructions.

  $\text{lw } \$t0, 20(\$a0) \# \$t0 = \text{Memory}[\$a0 + 20]$

  $\text{sw } \$t0, 20(\$a0) \quad \# \text{Memory}[\$a0 + 20] = \$t0$

- Most programming languages support several 32-bit data types.
  - Integers
  - Single-precision floating-point numbers
  - Memory addresses, or pointers

- Unless otherwise stated, we’ll assume words are the basic unit of data.
So, to compute with memory-based data, you must:

1. Load the data from memory to the register file.
2. Do the computation, leaving the result in a register.
3. Store that value back to memory if needed.

For example, let’s say that you wanted to do the same addition, but the values were in memory. How can we do the following using MIPS assembly language? (A’s address is in $a0, result’s address is in $a1)

```c
char A[4] = {1, 2, 3, 4};
int result;
```

```
1b 5t0, 1 (5a0)
1b 5t1, 1 (5a0)
1b 5t2, 2 (5a0)
1b 5t3, 3 (5a0)
1b 5t0, 5t0, 5t1
1b 5t0, 5t0, 5t2
1b 5t0, 5t0, 5t3
sw 5t0, 0 (5a1)
```

Computing with memory