Virtual address translation (cont.)

With 4KB pages how many page table entries (PTEs) will there be with 32 bit virtual addresses?

Paging system summary (so far)

Addresses generated by the CPU are virtual addresses
In order to access the memory hierarchy, addresses must be translated into physical addresses
That translation is done on a program per program basis. Each program must have its own page table
All of the addresses you use in assembly programming are virtual addresses
The virtual address of program A and the same virtual address in program B will, in general, map to two different physical addresses
Virtual to Physical Mapping Practice

To illustrate we assume:
- 32 bit virtual addresses
- 4K pages (frames)
- 1 wd PTEs

Base Address: 0x0004c000

<table>
<thead>
<tr>
<th>Virtual page number</th>
<th>Offset</th>
<th>abc</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Page Table

<table>
<thead>
<tr>
<th>Address</th>
<th>Access Type</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0004c028</td>
<td>10ur</td>
<td>0x53d1e</td>
</tr>
<tr>
<td>0x0004c024</td>
<td>0</td>
<td>0x12020</td>
</tr>
<tr>
<td>0x0004c020</td>
<td>10ur</td>
<td>0x53d1d</td>
</tr>
<tr>
<td>0x0004c01c</td>
<td>11urw</td>
<td>0x53d1c</td>
</tr>
<tr>
<td>0x0004c018</td>
<td>10ur</td>
<td>0x53d0c0</td>
</tr>
<tr>
<td>0x0004c014</td>
<td>10urw</td>
<td>0x12022</td>
</tr>
<tr>
<td>0x0004c010</td>
<td>10ur</td>
<td>0x12021</td>
</tr>
<tr>
<td>0x0004c00c</td>
<td>11urw</td>
<td>0x12021</td>
</tr>
</tbody>
</table>

Memory Reference From Page Table

Go indirect to the address

<table>
<thead>
<tr>
<th>Address</th>
<th>Access Type</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0004c028</td>
<td>10ur</td>
<td>0x53d1e</td>
</tr>
<tr>
<td>0x0004c024</td>
<td>0</td>
<td>0x12020</td>
</tr>
<tr>
<td>0x0004c020</td>
<td>10ur</td>
<td>0x53d1d</td>
</tr>
<tr>
<td>0x0004c01c</td>
<td>11urw</td>
<td>0x53d1c</td>
</tr>
<tr>
<td>0x0004c018</td>
<td>10ur</td>
<td>0x53d0c0</td>
</tr>
<tr>
<td>0x0004c014</td>
<td>10urw</td>
<td>0x12022</td>
</tr>
<tr>
<td>0x0004c010</td>
<td>10ur</td>
<td>0x12021</td>
</tr>
<tr>
<td>0x0004c00c</td>
<td>11urw</td>
<td>0x12021</td>
</tr>
</tbody>
</table>

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7
Page 8
Page a
Page size choices

Small pages (e.g., 512 bytes in the Vax)
- Pros: takes less time to fetch from disk but as we’ll see fetching a page of size $2x$ takes less than twice the time of fetching a page of size $x$; better utilization of pages (less fragmentation)
- Con: page tables are large but one can use multilevel pages

Large pages. Pros and cons converse from small pages

Current trends
- Page size 4 KB or 8KB.
- Possibility of two pages sizes, one normal (4KB) and one very large, e.g. 256KB for applications such as graphics.

Page faults

When a virtual address has no corresponding physical address mapping (valid bit is off in the PTE) we have a page fault

On a page fault (a page fault is an exception)
- the faulting page must be fetched from disk (takes milliseconds)
- the whole page (e.g., 4 or 8KB) must be fetched into RAM (amortize the cost of disk access)
- because the program is going to be idle during that page fetch, the CPU better be used by another program. On a page fault, the state of the faulting program is saved and the O.S. takes over. This is context-switching
Top level answers for paging systems

When do we bring a page in main memory?
- When there is a page fault for that page, i.e., on demand

Where do we put it in RAM?
- No restriction; mapping is fully-associative

How do we know it’s there?
- The corresponding PTE entry has its valid bit on

What happens if main memory is full
- We have to replace one of the virtual pages currently mapped. Replacement algorithms can be sophisticated (cf. CSE 451) since we have a context-switch and hence plenty of time

Translation Buffers (TLBs)

The real problem with Paging and VM systems:
Virtual address translation requires a memory reference!
\[ P_{addr} = MEM[V_{addr}[31:12]<<2 + Pg_{Tab}_{Base}] + V_{addr}[11:0] \]

To perform virtual to physical address translation we need to look-up a page table entry

Since the page table is in memory, need to access memory
- Much too time consuming; 50 cycles or more per memory reference

Solution: cache the translations

For that purpose special caches named translation buffers are part of the memory system
- Also named Translation Lookaside Buffers (TLBs)
TLB organization

TLB organized as caches

For each entry in the TLB we'll have

- a tag to check that it is the right entry
- data which instead of being the contents of memory locations, like in a cache, will be a page table entry (PTE)

TLB’s are smaller than memory caches

- 32 to 128 entries
- from fully associative to direct-mapped
- there can be an instruction TLB, a data TLB and also distinct TLB’s for user and system address spaces
Virtual addr to memory addr

Address translation

At each memory reference the hardware searches the TLB for the translation

- TLB hit and valid PTE the physical address is passed to the cache
- TLB miss, either hardware or software (depends on implementation) searches page table in memory
  - If PTE is valid, contents of the PTE loaded in the TLB and back to step above

In hardware the TLB miss takes 10-100 cycles
In software takes up to 100 -1000 cycles
In either case, no context-switch

- Context-switch takes more cycles than a TLB miss

If PTE is invalid, we have a page fault (even on a TLB hit)
Caching Translations

Virtual to Physical translations are cached in a Translation Lookaside Buffer (TLB)

TLB Management

TLBs are caches
- If small (e.g. 32 entries), can be fully associative
- Current trend: larger (about 128 entries); separate TLB’s for instruction and data; Some part of the TLB reserved for system
- TLBs are write-back. The only thing that can change is dirty bit + any other information needed for page replacement algorithm (cf. CSE 451)
TLB management (continued)

At context-switch, the virtual page translations in the TLB are not valid for the new task

- Invalidate the TLB (set all valid bits to 0)
- Or append a Process ID (PID) number to the tag in the TLB. When a new process takes over, the O.S. creates a new PID.
- PID are recycled and entries corresponding to “old PID” are invalidated.

Include Program ID with Tag

PID Reg: PID

Both the tag and PID must match for a hit

Physical frame number
Paging systems: HW/SW interactions

Page tables
- Managed by the O.S.
- Address of the start of the page table for a given process is found in a special register which is part of the state of the process
- The O.S. has its own page table
- The O.S. knows where the pages are stored on disk

Page fault
- When a program attempts to access a location which is part of a page that is not in main memory, we have a page fault

Page fault detection (simplified)
Page fault is an exception
Detected by the hardware (invalid bit in PTE either in TLB or page table)
To resolve a page fault takes millions of cycles (disk I/O)
- The program that has a page fault must be interrupted
A page fault occurs in the middle of an instruction
- In order to restart the program later, the state of the program must be saved and instructions must be restartable (precise exceptions)
State consists of all registers, including PC and special registers (such as the one giving the start of the page table address)
**Page fault handler (simplified)**

Page fault exceptions are cleared by an O.S. routine called the page fault handler which will

- Grab a physical frame from a free list maintained by the O.S. or choose a frame to free (if needed), i.e., run a replacement algorithm
- If the replaced frame is dirty, initiate a write of that frame to disk
- Find out where the faulting page resides on disk – often the PTE is used as a quick link
- Initiate a read for that page
- Context-switch, i.e., give the CPU to a task ready to proceed

**Completion of page fault**

When the faulting page has been read from disk (a few ms later)

- The disk controller will raise an **interrupt** (another form of exception)
- The O.S. will take over (context-switch) and modify the PTE (in particular, make it valid)
- The program that had the page fault is put on the queue of tasks ready to be run
- Context-switch to the program that was running before the interrupt occurred
Two extremes in memory hierarchy

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>L1</th>
<th>PAGING SYSTEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>block (page) size</td>
<td>16-64 bytes</td>
<td>4K-8K (also 64K)</td>
</tr>
<tr>
<td>miss (fault) time</td>
<td>10-100 cycles</td>
<td>Millions of cycles</td>
</tr>
<tr>
<td></td>
<td>(20-1000 ns)</td>
<td>(3-20 ms)</td>
</tr>
<tr>
<td>miss (fault) rate</td>
<td>1-10%</td>
<td>0.00001-0.001%</td>
</tr>
<tr>
<td>memory size</td>
<td>4K-64K Bytes</td>
<td>Gigabytes</td>
</tr>
<tr>
<td></td>
<td>(impl. depend.)</td>
<td>(depends on ISA)</td>
</tr>
</tbody>
</table>

Other extreme differences

- Mapping: Restricted (L1) vs. General (Paging)
  - Hardware assist for virtual address translation (TLB)
- Miss handler
  - Hardware only for caches
  - Software only for paging system (context-switch)
  - Hardware and/or software for TLB
- Replacement algorithm
  - Not that important for caches
  - Very important for paging system
- Write policy
  - Always write back for paging systems