A pipeline diagram shows the execution of a series of instructions.
- The instruction sequence is shown vertically, from top to bottom.
- Clock cycles are shown horizontally, from left to right.
- Each instruction is divided into its component stages. (We show five stages for every instruction, which will make the control unit easier.)

This clearly indicates the overlapping of instructions. For example, there are three instructions active in the third cycle above.
- The “lw” instruction is in its Execute stage.
- Simultaneously, the “sub” is in its Instruction Decode stage.
- Also, the “and” instruction is just being fetched.
Pipeline terminology

- The **pipeline depth** is the number of stages—in this case, five.
- In the first four cycles here, the pipeline is **filling**, since there are unused functional units.
- In cycle 5, the pipeline is **full**. Five instructions are being executed simultaneously, so all hardware units are in use.
- In cycles 6-9, the pipeline is **emptying**.

```
add $sp, $sp, -4
or  $s0, $s1, $s2
and $t1, $t2, $t3
lw  $t0, 4($sp)
sub $v0, $a0, $a1
```

Clock cycle

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
</tbody>
</table>
Pipelined datapath and control

- Now we’ll see a basic implementation of a pipelined processor.
  - The datapath and control unit share similarities with both the single-cycle and multicycle implementations that we already saw.
  - An example execution highlights important pipelining concepts.
- In future lectures, we’ll discuss several complications of pipelining that we’re hiding from you for now.
Pipelining concepts

- A pipelined processor allows multiple instructions to execute at once, and each instruction uses a different functional unit in the datapath.
- This increases throughput, so programs can run faster.
  - One instruction can finish executing on every clock cycle, and simpler stages also lead to shorter cycle times.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Clock Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>1</td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>2</td>
</tr>
<tr>
<td>and $t1, $t2, $t3</td>
<td>3</td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>4</td>
</tr>
<tr>
<td>add $t5, $t6, $0</td>
<td>5</td>
</tr>
</tbody>
</table>

Clock cycle
Pipelined Datapath

- The whole point of pipelining is to allow multiple instructions to execute at the same time.
- We may need to perform several operations in the same cycle.
  - Increment the PC and add registers at the same time.
  - Fetch one instruction while another one reads or writes data.

Thus, like the single-cycle datapath, a pipelined processor will need to duplicate hardware elements that are needed several times in the same clock cycle.
One register file is enough

- We need only one register file to support both the ID and WB stages.
- Reads and writes go to separate ports on the register file.
- Writes occur in the first half of the cycle, reads occur in the second half.
Single-cycle datapath, slightly rearranged
What’s been changed?

- Almost nothing! This is equivalent to the original single-cycle datapath.
  - There are separate memories for instructions and data.
  - There are two adders for PC-based computations and one ALU.
  - The control signals are the same.
- Only some cosmetic changes were made to make the diagram smaller.
  - A few labels are missing, and the muxes are smaller.
  - The data memory has only one Address input. The actual memory operation can be determined from the MemRead and MemWrite control signals.
- The datapath components have also been moved around in preparation for adding pipeline registers.
Multiple cycles

- In pipelining, we also divide instruction execution into multiple cycles.
- Information computed during one cycle may be needed in a later cycle.
  - The instruction read in the IF stage determines which registers are fetched in the ID stage, what constant is used for the EX stage, and what the destination register is for WB.
  - The registers read in ID are used in the EX and/or MEM stages.
  - The ALU output produced in the EX stage is an effective address for the MEM stage or a result for the WB stage.
- We added several intermediate registers to the multicycle datapath to preserve information between stages, as highlighted on the next slide.
Registers added to the multi-cycle
Pipeline registers

- We’ll add intermediate registers to our pipelined datapath too.
- There’s a lot of information to save, however. We’ll simplify our diagrams by drawing just one big pipeline register between each stage.
- The registers are named for the stages they connect.

  IF/ID  ID/EX  EX/MEM  MEM/WB

- No register is needed after the WB stage, because after WB the instruction is done.
Pipelined datapath

Instruction memory

Read Instruction address [31-0]

PC

Add

Shift left 2

ALUSrc

RegWrite

Instr [15 - 0]

Instr [15 - 11]

Instr [20 - 16]

Sign extend

Data memory

MemWrite

MemRead

MEM/WB

IF/ID

ID/EX

EX/MEM

PCSrc

1

0

Add

ALU

Zero

Result

Read register 1

Read register 2

Write register

Read data 1

Read data 2

Write data

Instr [15 - 0]

RegDst

0

1

0

1

0

1

12^b
A:

Any data values required in later stages must be propagated through the pipeline registers.

- The most extreme example is the destination register.
  - The rd field of the instruction word, retrieved in the first stage (IF), determines the destination register. But that register isn’t updated until the fifth stage (WB).
  - Thus, the rd field must be passed through all of the pipeline stages, as shown in red on the next slide.

- Why can’t we keep a single instruction register like we did in the multi-cycle data-path?
The destination register

- Instruction memory
- Read Instruction address [31-0]
- IF/ID: Add, PCSrc
- ID/EX: RegWrite, ALUOp
- EX/MEM: Add, ALU, Zero Result
- MEM/WB: MemWrite, MemToReg
- Registers: Read register 1, Read register 2, Write register, Write data
- Sign extend: Instr [15 - 0]
- RegDst: 0, 1
What about control signals?

- The control signals are generated in the same way as in the single-cycle processor—after an instruction is fetched, the processor decodes it and produces the appropriate control values.
- But just like before, some of the control signals will not be needed until some later stage and clock cycle.
- These signals must be propagated through the pipeline until they reach the appropriate stage. We can just pass them in the pipeline registers, along with the other data.
- Control signals can be categorized by the pipeline stage that uses them.
Pipelined datapath and control
What about control signals?

- The control signals are generated in the same way as in the single-cycle processor—after an instruction is fetched, the processor decodes it and produces the appropriate control values.
- But just like before, some of the control signals will not be needed until some later stage and clock cycle.
- These signals must be propagated through the pipeline until they reach the appropriate stage. We can just pass them in the pipeline registers, along with the other data.
- Control signals can be categorized by the pipeline stage that uses them.

<table>
<thead>
<tr>
<th>Stage</th>
<th>Control signals needed</th>
</tr>
</thead>
<tbody>
<tr>
<td>EX</td>
<td>ALUSrc  ALUOp  RegDst</td>
</tr>
<tr>
<td>MEM</td>
<td>MemRead MemWrite PCSrc</td>
</tr>
<tr>
<td>WB</td>
<td>RegWrite MemToReg</td>
</tr>
</tbody>
</table>
Pipelined datapath and control

1. **Instruction memory**
   - Read Instruction address [31-0]

2. **Control**
   - PCSrc
   - IF/ID
   - Control

3. **MemRead**
   - MemToReg
   - MEM/WB

4. **ALU**
   - ALUSrc
   - Zero
   - ALUOp

5. **RegWrite**
   - RegDst
   - MemWrite

6. **Shift left 2**
   - 0
   - 1

7. **Add**
   - EX/MEM

8. **Data memory**
   - Write data
   - Read data

9. **Instr [15 - 0]**
   - Sign extend
   - Instr [15 - 11]
   - Instr [20 - 16]

10. **ID/EX**
    - WE
    - M
    - EX

11. **EX/MEM**
    - WE
    - M

12. **MEM/WB**
    - WE

13. **Registers**
    - Read register 1
    - Read data 1
    - Write register
    - Write data
    - Read register 2
    - Read data 2

14. **P**
15. **C**
16. **IF/ID**

17. **Shift left 2**
18. **ALU**
19. **RegWrite**
20. **Add**
21. **Data memory**
22. **MemRead**
23. **MemToReg**
Notes about the diagram

- The control signals are grouped together in the pipeline registers, just to make the diagram a little clearer.
- Not all of the registers have a write enable signal.
  - Because the datapath fetches one instruction per cycle, the PC must also be updated on each clock cycle. Including a write enable for the PC would be redundant.
  - Similarly, the pipeline registers are also written on every cycle, so no explicit write signals are needed.
An example execution sequence

- Here’s a sample sequence of instructions to execute.

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Register 1</th>
<th>Register 2</th>
<th>Register 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000:</td>
<td>lw</td>
<td>$8, 4($29)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1004:</td>
<td>sub</td>
<td>$2, $4, $5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1008:</td>
<td>and</td>
<td>$9, $10, $11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1012:</td>
<td>or</td>
<td>$16, $17, $18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1016:</td>
<td>add</td>
<td>$13, $14, $0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- We’ll make some assumptions, just so we can show actual data values.
  - Each register contains its number plus 100. For instance, register $8 contains 108, register $29 contains 129, and so forth.
  - Every data memory location contains 99.

- Our pipeline diagrams will follow some conventions.
  - An $\mathbf{X}$ indicates values that aren’t important, like the constant field of an R-type instruction.
  - Question marks $\mathbf{???}$ indicate values we don’t know, usually resulting from instructions coming before and after the ones in our example.
Cycle 3

IF: and $9, $10, $11
ID: sub $2, $4, $5
EX: lw $8, 4($29)
MEM: ???
WB: ???
Cycle 5 (full)
Cycle 6 (emptying)

IF: ???
ID: add $13, $14, $0
EX: or $16, $17, $18
MEM: and $9, $10, $11
WB: sub $2, $4, $5

Read address [31-0]
Instruction memory

Control
ID/EX

Shift left 2

Add

ALU
Zero
Result

MemWrite (0)
MemRead (0)
MemToReg

Data memory

Read register 1
Read data 1
Write register
Write data

Registers

RegWrite

Read register 2
Read data 2
Write data

PCSrc

Add

ALUSrc

ALUOp (or)

RegDst (1)

RegWrite (1)

Sign extend

Zero

Add

PCSrc

Add

RegWrite

Sign extend

Zero

Add

PCSrc

Add

RegWrite

Sign extend

Zero

Add
Cycle 7

- **IF/ID:** ???
- **ID:** ???
- **EX:** add $13, $14, $0
- **MEM:** or $16, $17, $18
- **WB:** and $9, $10, $11

**Control Flow Diagram:**

- **Read Instruction address [31-0]**
- **Instruction memory**
- **Add**
- **Shift left 2**
- **ALUOp (add)**
- **Zero Result**
- **ALUSrc (0)**
- **MemWrite (0)**
- **MemToReg (0)**
- **RegWrite (1)**
- **Read register 1**
- **Read data 1**
- **Write register**
- **Write data**

**Sign extend:**
- ???

**MemRead (0):**
- 110
- 0

**MemToReg (0):**
- 110
- 9

**Data memory:**
- Address

**RegDst (1):**
- 13
- 0

**RegWrite (1):**
- 114

**ALU:**
- Zero Result
- ALUSrc (0)

**Shift left 2:**
- 114

**Add:**
- 1
- 1

**Read data 2:**
- 118
- 119

**Write data:**
- 16

**Read register 2:**
- 110
- 111

**Write register:**
- 114
- 115

**Read Instruction address [31-0]:**
- 1
- 0

**PCSrc:**
- 4
That’s a lot of diagrams there

- Compare the last nine slides with the pipeline diagram above.
  - You can see how instruction executions are overlapped.
  - Each functional unit is used by a different instruction in each cycle.
  - The pipeline registers save control and data values generated in previous clock cycles for later use.
  - When the pipeline is full in clock cycle 5, all of the hardware units are utilized. This is the ideal situation, and what makes pipelined processors so fast.

- Try to understand this example or the similar one in the book at the end of Section 6.3.

```
<table>
<thead>
<tr>
<th>Clock cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>and $t1, $t2, $t3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add $t5, $t6, $0</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```
Performance Revisited

- Assuming the following functional unit latencies:
  - What is the cycle time of a single-cycle implementation?
    - What is its throughput?
  - What is the cycle time of a ideal pipelined implementation?
    - What is its steady-state throughput?
  - How much faster is pipelining?
In our pipeline, we can execute up to five instructions simultaneously.
  – This implies that the maximum speedup is 5 times.
  – In general, the ideal speedup equals the pipeline depth.

Why was our speedup on the previous slide “only” 4 times?
  – The pipeline stages are imbalanced: a register file and ALU operations can be done in 2ns, but we must stretch that out to 3ns to keep the ID, EX, and WB stages synchronized with IF and MEM.
  – Balancing the stages is one of the many hard parts in designing a pipelined processor.
The pipelining paradox

- Pipelining does not improve the execution time of any single instruction. Each instruction here actually takes longer to execute than in a single-cycle datapath (15ns vs. 12ns)!
- Instead, pipelining increases the throughput, or the amount of work done per unit time. Here, several instructions are executed together in each clock cycle.
- The result is improved execution time for a sequence of instructions, such as an entire program.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>and $t1, $t2, $t3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add $sp, $sp, -4</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instruction set architectures and pipelining

- The MIPS instruction set was designed especially for easy pipelining.
  - All instructions are 32-bits long, so the instruction fetch stage just needs to read one word on every clock cycle.
  - Fields are in the same position in different instruction formats—the opcode is always the first six bits, rs is the next five bits, etc. This makes things easy for the ID stage.
  - MIPS is a register-to-register architecture, so arithmetic operations cannot contain memory references. This keeps the pipeline shorter and simpler.
- Pipelining is harder for older, more complex instruction sets.
  - If different instructions had different lengths or formats, the fetch and decode stages would need extra time to determine the actual length of each instruction and the position of the fields.
  - With memory-to-memory instructions, additional pipeline stages may be needed to compute effective addresses and read memory before the EX stage.
Summary

- The **pipelined datapath** combines ideas from the single and multicycle processors that we saw earlier.
  - It uses multiple memories and ALUs.
  - Instruction execution is split into several stages.
- **Pipeline registers** propagate data and control values to later stages.
- The MIPS instruction set architecture supports pipelining with uniform instruction formats and simple addressing modes.

- Next lecture, we’ll start talking about **Hazards**.