



## Translation Lookaside Buffer

Virtual Memory would not be very effective if every memory address had to be translated by looking up the associated physical page in memory. The solution is to cache the recent translations in a Translation Lookaside Buffer (TLB)

(c) Copyright Larry Snyder 1998

## Addressing The Cache

Since the program is generating virtual addresses, and the memory uses physical addresses, there are two solutions to the problem of addressing the cache:

- Physically addressed cache: Translate virtual address before cache reference
- Virtually addressed cache: Reference cache directly and translate only on a cache miss, which is when physical memory must be referenced

It's a no brainer, right?

(c) Copyright Larry Snyder 1998

## Translation Lookaside Buffer


The TLB is a small cache of the most recent virtual-physical mappings. By checking here first, temporal locality is exploited to speed virtual address translation.

Block size	1-2 page-table entries
Hit Time	1/2-1 clock cycle
Miss penalty	10-30 clock cycles
Miss rate	0.01%-1%
Size	32-1024 entries


The strange name comes from the idea that, while the process to perform a virtual-to-physical translation is underway, the hardware checks to see if it has seen this translation problem recently.

(c) Copyright Larry Snyder 1998


## Translation Lookaside Buffer



(c) Copyright Larry Snyder 1998



## Logic of Memory Reference for 3100



## TLB Miss Means Either ...

- The page is present ==> only a TLB entry must be created
- The page is not present (i.e. page table entry for the virtual address has 0 valid bit), a page fault exception is signaled
  - The exception flushed the instruction, put the PC in the exception program counter (EPC) and interrupted the processor.
  - The operating system, checking the cause, discovers a page fault was signaled, and knowing this is a time consuming operation, saves the state: GP and FP registers, Page Table Address, EPC & Cause.
  - What address is needed:
    - Instruction Page Fault, find address in EPC.
    - Data Page Fault, compute address from Inst.
  - OS then:
    - Finds disk address in page table entry.
    - Chooses victim to replace; writes back if dirty bit set.
    - Initiates read of disk block.

(c) Copyright Larry Snyder 1998

## Protection Through Virtual Memory

A multi-user environment requires protection

Virtual address spaces are logically separate as long as they never reference the same physical page

Operating System sets page tables

Two execution modes: user/supervisor

Page table address must be supervisor readable

Sharing can be assisted with "write protection" or read/write bits

Context switching can be assisted when there is a TLB by extending the tag field of TLB entry with a process ID ... matches require both the address and the ID to match

TLB	1	0100	id 001
	1	1010	id 020
	1	1000	id 993
	1	0011	id 104
	Tag	PhysPage	Proc ID

(c) Copyright Larry Snyder 1998