





## Completing the ALU Design

*Adding functionality to an ALU involves incorporating new logic into the existing design cleanly*

(c) Copyright Larry Snyder 2000


## 32-Bit ALU

Basic design:  
add, sub, and, or, slt and zero test



(c) Copyright Larry Snyder 2000


## Placement In ALU



(c) Copyright Larry Snyder 2000

## Final Algorithm

- Place multiplier in low side of product register




Mult'd	Product
0110	0000 0101
0110	0110 0101
0110	0011 0010
0110	0011 0010
0110	0001 1001
0110	0111 1001
0110	0011 1100
0110	0111 1100
0110	0011 1100
0110	0001 1110

(c) Copyright Larry Snyder 2000

## Add Multiply/Divide Registers


- Single bit for hi and lo



(c) Copyright Larry Snyder 2000

## Construct a coherent register

- Chain hi/lo together




What are the  
"end" inputs?

(c) Copyright Larry Snyder 2000

## Revise Design For Initialization


- Set lo to b, set hi to zero



(c) Copyright Larry Snyder 2000

## Set-up Addition Inputs


- Hi becomes b operand



(c) Copyright Larry Snyder 2000


## Set-up for Just Shift

- The a operand is either a or zero




(c) Copyright Larry Snyder 2000

## Capture Output



(c) Copyright Larry Snyder 2000

## Move from Hi/Lo



(c) Copyright Larry Snyder 2000

## Multiply

- The multiply operation does not reference the `op` mux
- `Mult` fires-up the control logic to perform the multiply
  - It first strobes `init` and `write` to initialize the register
  - It sets `prod` to 1
  - It iteratively sets `Shift` and `write` 32 times

(c) Copyright Larry Snyder 2000