



## Integer Binary Multiplication and Division

*It's simply repeated addition or repeated subtraction coupled with some shifting and control. The goal is to simplify the task to make it suitable for hardware*

© Larry Snyder, 2000 All rights reserved

### Terminology for \* and /

- Multiplying the multiplicand and multiplier produce the product
- Dividing the divisor into the dividend produces the quotient and remainder


```
Multiplicand 1000
Multiplier   0110
             0000
             1000
             1000
             0000
Product      0110000
```

```
          101 Quotient
Divisor 110)11111 Dividend
          -110
           11
           -000
            111
            -110
             1 Remainder
```

© Larry Snyder, 2000 All rights reserved


## A Naive Multiplier Design

- Operands of 32 bits yield a product of 64 bits
- Basic registers and ALU components are used



© Larry Snyder, 2000 All rights reserved

## Naive Multiplication




Mult'r	Mult'd	Product
0101	0000 0110	0000 0000
0101	<u>0000 0110</u>	0000 0110
<u>0101</u>	0000 1100	0000 0110
0010	0000 1100	0000 0110
0010	<u>0000 1100</u>	0000 0110
<u>0010</u>	0001 1000	0000 0110
0001	0001 1000	0000 0110
0001	<u>0001 1000</u>	0001 1110
<u>0001</u>	0011 0000	0001 1110
0000	0011 0000	0001 1110
0000	<u>0011 0000</u>	0001 1110
<u>0000</u>	0110 0000	0001 1110
0000	0110 0000	0001 1110

© Larry Snyder, 2000 All rights reserved

## Improved Algorithm

Add multiplicand into hi half of product register & shift right




Mult'r	Mult'd	Product
0101	0110	0000 0000
0101	0110	0110 0000
0101	0110	0011 0000
0010	0110	0011 0000
0010	0110	0011 0000
0010	0110	0011 0000
0010	0110	0001 1000
0001	0110	0001 1000
0001	0110	0111 1000
0001	0110	0011 1100
0000	0110	0011 1100
0000	0110	0011 1100
0000	0110	0001 1110
0000	0110	0001 1110

© Larry Snyder, 2000 All rights reserved

## Final Algorithm


- Place multiplier in low side of product register



Mult'd	Product
0110	0000 0101
0110	0110 0101
0110	0011 0010
0110	0011 0010
0110	0001 1001
0110	0001 1001
0110	0111 1001
0110	0011 1100
0110	0011 1100
0110	0011 1100
0110	0001 1110
0110	0001 1110

© Larry Snyder, 2000 All rights reserved

## Placement In ALU



© Larry Snyder, 2000 All rights reserved

## Division


The basic idea is to subtract repeatedly, but unlike humans who can recognize when subtraction is/is not worthwhile, the circuitry has to do it, and then correct it if it was wrong.

$$\begin{array}{r}
 0 \\
 \overline{) 11111} \text{ Quotient} \\
 \text{Divisor } 110 \mid 11111 \text{ Dividend} \\
 \underline{-110} \\
 11 \\
 \underline{-110} \\
 \text{****} \\
 111 \\
 \underline{-110} \\
 1 \text{ Remainder}
 \end{array}$$

Why can't computers figure this out???

© Larry Snyder, 2000 All rights reserved


## Basic Algorithm



Quo	Divisor	Remainder
0000	0010 0000	0000 0111
0000	0010 0000	1110 0111
0000	0001 0000	0000 0111
0000	0001 0000	1111 0111
0000	0001 0000	0000 0111
0000	0000 1000	0000 0111
0000	0000 1000	1111 1111
0000	0000 1000	0000 0111
0000	0000 0100	0000 0111
0000	0000 0100	0000 0011
0001	0000 0100	0000 0011
0001	0000 0010	0000 0011
0001	0000 0010	0000 0001
0011	0000 0010	0000 0001
0011	0000 0001	0000 0001

© Larry Snyder, 2000 All rights reserved


## Improved Algorithm



Quo	Div'r	Remainder
0000	0010	0000 0111
0000	0010	0000 1110
0000	0010	1110 1110
0000	0010	0000 1110
0000	0010	0001 1100
0000	0010	1111 1100
0000	0010	0001 1100
0000	0010	0011 1000
0000	0010	0001 1000
0001	0010	0001 1000
0001	0010	0011 0000
0001	0010	0001 0000
0011	0010	0001 0000

© Larry Snyder, 2000 All rights reserved

## Final Division Algorithm



## Wrap Up

- Signed multiplication/division can be done by converting to positive numbers and then fixing sign of result -- remainder has sign of dividend
- Multiplication and Divide can be performed by the same hardware

Lo contains product or quotient; Hi contains overflow or remainder

Why a 33rd step: 32-bit signed quotient and divisor imply 31-bit magnitude, or a 62 bit magnitude dividend + a sign bit. Placing the 63 bits into the remainder register right incurs an extra shift.