





Arithmetic/Logic Unit Design Continued

Having established the basic bit-sliced design, we add functionality to it to implement more instructions.

(c) Copyright Larry Snyder 2000

32-Bit ALU


Compose 32 bit-slices



(c) Copyright Larry Snyder 2000


PC = PC + 4

When an adder is needed the present design can be “fixed”



(c) Copyright Larry Snyder 2000

32-Bit ALU




The Binvert control signal will always match the carry in:
add => Binvert=0 => Cin=0
sub => Binvert=1 => Cin=1
so the two lines can be connected.

(c) Copyright Larry Snyder 2000

Overflow Conditions

- Separate add and subtract cases




(c) Copyright Larry Snyder 2000

Less-than-test

There are three cases:


- Bit 0
- Bit i
- Bit 31



(c) Copyright Larry Snyder 2000


Less Than Test, MSB

- Capture adder output for set bit



(c) Copyright Larry Snyder 2000


AND-OR-Add-Sub-SLT ALU



The Set line feedback to become the input to Less for bit-0. All other bits have Less set to zero.


(c) Copyright Larry Snyder 2000

Zero-detecting ALU



(c) Copyright Larry Snyder 2000

Abstracting ...



(c) Copyright Larry Snyder 2000

Using the ALU

The datapath uses the ALU structure several times, though not always in its full generality.

