



## Arithmetic/Logic Unit Design Continued

*Having established the basic bit-sliced design, we add functionality to it to implement more instructions.*

(c) Copyright Larry Snyder 2000

### 32-Bit ALU


Compose 32 bit-slices



(c) Copyright Larry Snyder 2000


$$\text{PC} = \text{PC} + 4$$

When an adder is needed the present design can be “fixed”



(c) Copyright Larry Snyder 2000


## 32-Bit ALU



(c) Copyright Larry Snyder 2000

## Overflow Conditions


- Separate add and subtract cases



(c) Copyright Larry Snyder 2000

## Less-than-test


There are three cases:



(c) Copyright Larry Snyder 2000


## Less Than Test, MSB

- Capture adder output for set bit




(c) Copyright Larry Snyder 2000

## AND-OR-Add-Sub-SLT ALU




(c) Copyright Larry Snyder 2000

## Zero-detecting ALU



(c) Copyright Larry Snyder 2000


## Abstracting ...



(c) Copyright Larry Snyder 2000

## Using the ALU

The datapath uses the ALU structure several times, though not always in its full generality.



(c) Copyright Larry Snyder 2000