


## Construction of an Arithmetic/Logic Unit

*The ALU performs all of the basic operations of the machine. RISC architectures attempt to make all of the operations have similar complexity*

(c) Copyright Larry Snyder 2000

## Data Path Structure



(c) Copyright Larry Snyder 2000

## Logic Gates\*

$AND(a,b)$ : return  $c = a \cdot b$



a	b	c
0	0	0
0	1	0
1	0	0
1	1	1

$OR(a,b)$ : return  $c = a + b$



a	b	c
0	0	0
0	1	1
1	0	1
1	1	1


$NOT(a)$ : return  $c = \sim a$



a	c
0	1
1	0

$MUX(d,a,b)$ : return  $c =$

(if  $d=0$  then  
a else b)




d	c
0	a
1	b


\*Bill's nickname in college?

(c) Copyright Larry Snyder 2000

## 1Bit ALU: Logic Operations



Bitwise Logic Operations  
AND \$result,\$a,\$b  
OR \$result,\$a,\$b




LOGIC-OPs:  $MUX(op, AND(a,b), OR(a,b))$

(c) Copyright Larry Snyder 2000

## 1Bit Adder, CarryOut

3 inputs (a, b, Cin), 2 outputs (Sum, Cout)

a	b	cin	cout	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$\text{Cout} = (b \cdot \text{Cin}) + (a \cdot \text{Cin}) + (a \cdot b) + (a \cdot b \cdot \text{Cin})$$


Cout:  $OR(AND(b,\text{Cin}), AND(a, \text{Cin}), AND(a,b))$

(c) Copyright Larry Snyder 2000

## Logic for Carry Out

$$\text{Cout} = (b \cdot \text{Cin}) + (a \cdot \text{Cin}) + (a \cdot b) + (a \cdot b \cdot \text{Cin})$$


Cout:  $OR(AND(b,\text{Cin}), AND(a, \text{Cin}), AND(a,b))$



(c) Copyright Larry Snyder 2000

## 1Bit Adder, Sum

a	b	cin	cout	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$\begin{aligned} \text{Sum} = & (a \cdot \bar{b} \cdot \bar{\text{Cin}}) + (\bar{a} \cdot b \cdot \bar{\text{Cin}}) \\ & + (\bar{a} \cdot \bar{b} \cdot \text{Cin}) + (a \cdot b \cdot \text{Cin}) \end{aligned}$$

Sum:  $OR(AND(a, NOT(b), NOT(Cin)), AND(NOT(a), b, NOT(Cin)), AND(NOT(a), NOT(b), Cin), AND(a,b,Cin))$

(c) Copyright Larry Snyder 2000


## 1-Bit And/Or/Add ALU

### Combine components

Set op=1 for and \$result, \$a,\$b

Set op=2 for or \$result, \$a,\$b



Set op=3 for add \$result, \$a,\$b



(c) Copyright Larry Snyder 2000

## 32-Bit ALU


Compose 32 bit-slices



(c) Copyright Larry Snyder 2000


## One bit And/Or/Add/Sub ALU

- sub ==> add with negative “b” operand
- Negative “b” ==> complement and add 1



(c) Copyright Larry Snyder 2000

## 32-Bit ALU



## 1-Bit AND-OR-Add-Sub ALU

