Pipelining
Recall that pipelining initiates an operation on each clock cycle
The first design goal is to assure that there are no conflicts in the use of the hardware
WB
Pipelined
Previous slide
Next slide
Back to first slide
View graphic version