

Lecture 10

◆ Logistics

- HW3 due Friday (cover materials up to this lecture)
- Lab3 going on this week
- Midterm 1: a week from today --- material up to this lecture

◆ Last lecture

- Don't cares
- POS minimization with K-map
- K-maps design examples

◆ Today

- "Switching-network" logic blocks (multiplexers/demultiplexers)


Switching-network logic blocks

◆ Multiplexer (MUX)

- Routes one of many inputs to a single output
- Also called a *selector*

◆ Demultiplexer (DEMUX)

- Routes a single input to one of many outputs
- Also called a *decoder*



We construct these devices from:

- logic gates
- networks of transistor switches


The "WHY" slide

◆ Multiplexers/Demultiplexers

- If you had the ability to select which input to operate, the same part of a circuit can be used multiple times. So if you have a lot of inputs and all of them are supposed to go through same complex logic functions, you can save a lot of space on your circuit board by using a multiplexer.
- Then you will also need a demultiplexer to decode the output coming out in serial into separate output ports.

"WHY": Sharing complex logic functions

◆ Share an adder: Select inputs; route sum




Multiplexers

◆ Basic concept

- 2^n data inputs; n control inputs ("selects"); 1 output
- Connects one of 2^n inputs to the output
- "Selects" decide which input connects to output
- Two alternative truth-tables: **Functional** and **Logical**

Example: A 2:1 Mux **Functional** truth table **Logical** truth table

$$Z = SIn_1 + S'In_0$$






S	Z
0	In_0
1	In_1


In_1	In_0	S	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Multiplexers (con't)

- ◆ 2:1 mux: $Z = S'In_0 + SIn_1$
- ◆ 4:1 mux: $Z = S_0'S_1'In_0 + S_0'S_1In_1 + S_0S_1'In_2 + S_0S_1In_3$
- ◆ 8:1 mux: $Z = S_0'S_1'S_2'In_0 + S_0'S_1S_2In_1 + \dots$




Logic-gate implementation of multiplexers



Cascading multiplexers

- ◆ Can form large multiplexers from smaller ones
 - Many implementation options





Multiplexers as general-purpose logic

- ◆ A $2^n:1$ mux can implement any function of n variables
 - A lookup table
 - A $2^{n-1}:1$ mux also can implement any function of n variables
- ◆ Example: $F(A,B,C) = m_0 + m_2 + m_6 + m_7$

$$= A'B'C' + A'BC' + ABC' + ABC$$

$$= A'B'(C') + A'B(C') + AB(0) + AB(1)$$

A	B	C	F
0	0	0	1 C'
0	0	1	0
0	1	0	1 C'
0	1	1	0
1	0	0	0 0
1	0	1	0
1	1	0	1 1
1	1	1	1




Multiplexers as general-purpose logic

- ◆ Implementing a $2^{n-1}:1$ mux as a function of n variables
 - $(n-1)$ mux control variables $S_0 - S_{n-1}$
 - One data variable S_n
 - Four possible values for each data input: $0, 1, S_n, S_n'$
 - Example: $F(A,B,C,D)$ implemented using an $8:1$ mux

CD		A			
		00	01	11	10
C	00	1	0	1	1
	01	1	0	0	0
11	11	1	1	0	1
	10	0	1	1	0

Choose A,B,C as control variables
Choose D as a data variable



Demultiplexers (DEMUX)

◆ Basic concept

- Single data input; n control inputs ("selects"); 2^n outputs
- Single input connects to one of 2^n outputs
- "Selects" decide which output is connected to the input
- When used as a decoder, the input is called an "enable" (G)

1:2 Decoder:

$$\text{Out0} = G \bullet S'$$

$$\text{Out1} = G \bullet S$$

2:4 Decoder:

$$\text{Out0} = G \bullet S1' \bullet S0'$$

$$\text{Out1} = G \bullet S1' \bullet S0$$

$$\text{Out2} = G \bullet S1 \bullet S0'$$

$$\text{Out3} = G \bullet S1 \bullet S0$$

3:8 Decoder:

$$\text{Out0} = G \bullet S2' \bullet S1' \bullet S0'$$

$$\text{Out1} = G \bullet S2' \bullet S1' \bullet S0$$

$$\text{Out2} = G \bullet S2' \bullet S1 \bullet S0'$$

$$\text{Out3} = G \bullet S2' \bullet S1 \bullet S0$$

$$\text{Out4} = G \bullet S2 \bullet S1' \bullet S0'$$


$$\text{Out5} = G \bullet S2 \bullet S1' \bullet S0$$

$$\text{Out6} = G \bullet S2 \bullet S1 \bullet S0'$$


$$\text{Out7} = G \bullet S2 \bullet S1 \bullet S0$$

Logic-gate implementation of demultiplexers

1:2 demux




2:4 demux



Demultiplexers as general-purpose logic

- ◆ A $n:2^n$ demux can implement any function of n variables
 - DEMUX as logic building block
 - Use variables as select inputs
 - Tie enable input to logic 1
 - Sum the appropriate minterms (extra OR gate)



demultiplexer "decodes" appropriate minterms from the control signals


Demultiplexers as general-purpose logic

Example

$$F1 = A'BC'D + A'B'CD + ABCD$$


$$F2 = ABC'D' + ABC$$

$$F3 = (A' + B' + C' + D')$$




Cascading demultiplexers

◆ 5:32 demux




Programmable logic (PLAs & PALs)

- ◆ Concept: Large array of uncommitted AND/OR gates
 - Actually NAND/NOR gates
 - You program the array by making or breaking connections
 - ✦ Programmable block for sum-of-products logic



All two-level logic functions are available

- ◆ You "program" the wire connections



A 3-input, 5-term,
4-function PLA