## Overview

## Last lecture K-Maps

### Today

CSE370, Lecture 8

- Verilog
  - Structural constructs
  - Lescribing combinational circuits

## Ways of specifying circuits

#### Schematics

- Structural description
- Describe circuit as interconnected elements
   Build complex circuits using hierarchy
   Large circuits are unreadable

#### HDLs

Hardware description languages
 Not programming languages
 Parallel languages tailored to digital design

2

• Synthesize code to produce a circuit

CSE370, Lecture 8

## Hardware description languages (HDLs)

#### ◆ Abel (~1983)

- Developed by Data-I/O
- Targeted to PLDs (programmable logic devices)
- Limited capabilities (can do state machines)

#### ◆ Verilog (~1985)

- Developed by Gateway (now part of Cadence)
- Syntax similar to C
- Moved to public domain in 1990

#### ◆ VHDL (~1987)

- DoD (Department of Defence) sponsored
- Syntax similar to Ada

CSE370, Lecture 8

3

## Verilog versus VHDL

- Both "IEEE standard" languages
- Most tools support both
- Verilog is "simpler"
  - Less syntax, fewer constructs
- VHDL is more structured
  - Can be better for large, complex systems

4

Better modularization

CSE370, Lecture 8

## Simulation and synthesis

#### Simulation

"Execute" a design to verify correctness

#### Synthesis

• Generate a physical implementation from HDL code



## Simulation and synthesis (con't)

#### Simulation

- Models what a circuit does
   Multiply is "\*", ignoring implementation options
- Can include static timing
- Allows you to test design options

#### Synthesis

- Converts your code to a netlist
   Can simulate synthesized design
- Tools map your netlist to hardware

#### Simulation and synthesis in the CSE curriculum

6

- CSE370: Learn simulation
- CSE467: Learn synthesis

CSE370, Lecture 8



## Data types

#### Values on a wire

• 0, 1, *x* (unknown or conflict), *z* (tristate or unconnected)

#### Vectors

- A[3:0] vector of 4 bits: A[3], A[2], A[1], A[0]
   Unsigned integer value
   Indices must be constants
- Concatenating bits/vectors
   e.g. sign extend
  - **←**B[7:0] = {A[3], A[3], A[3], A[3], A[3:0]}; **←**B[7:0] = {4{A[3], A[3:0]};

```
Style: Use a[7:0] = b[7:0] + c[7:0]
Not a = b + c;
```

Legal syntax: C = &A[6:7]; // logical and of bits 6 and 7 of A

CSE370, Lecture 8

## Data types that do <u>not</u> exist

- Structures
- Pointers
- Objects
- ♦ Recursive types
- (Remember, Verilog is not C or Java or Lisp or ...!)

CSE370, Lecture 8

9

## Numbers



Operators

	greater than greater than or equal to less than less than or equal to	Relational Relational Relational Relational
	logical equality logical inequality	Equality Equality
	case equality case inequality	Equality Equality
	bit-wise AND	Bit-wise
or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
	bit-wise OR	Bit-wise
	logical AND	Logical
	logical OR	Logical
	conditional	Conditional

## Two abstraction mechanisms

#### Modules

- More structural
- Heavily used in 370 and "real" Verilog code

#### Functions

- More behavioral
- Used to some extent in "real" Verilog, but not much in 370











<pre>module add4 (SUM, OVER, A, B); input [3:0] A; input [3:0] B; output [3:0] SUM; output OVER; assign {OVER, SUM[3:0]} = A[3:0] + B[3:0]; endmodule</pre>					
"[3:0] A" is a 4-wire bus labeled "A" Bit 3 is the MSB Bit 0 is the LSB					
Can also write "[0:3] A" Bit 0 is the MSB Bit 3 is the LSB	Buses are implicitly connected If you write BUS[3:2], BUS[1:0] They become part of BUS[3:0]				
CSE370, Lecture 8	18				



### Example: A comparator

```
module Comparel (Equal, Alarger, Blarger, A, B);
input A, B;
output Equal, Alarger, Blarger;
assign Equal = (A & B) | (~A & ~B);
assign Alarger = (A & ~B);
assign Blarger = (~A & B);
endmodule
Top-down design and bottom-up design are both okay
\Rightarrow module ordering doesn't matter
\Rightarrow because modules execute in parallel
CSE370, Lecture 8 20
```

## Comparator example (con't)

#### // Make a 4-bit comparator from 4 1-bit comparators module Compare4(Equal, Alarger, Blarger, A4, B4); input [3:0] A4, B4; output Equal, Alarger, Blarger; wire e0, e1, e2, e3, A10, A11, A12, A13, B10, B11, B12, B13; Compare1 cp0(e0, Al0, Bl0, A4[0], B4[0]); Compare1 cp1(e1, Al1, Bl1, A4[1], B4[1]); Compare1 cp2(e2, Al2, Bl2, A4[2], B4[2]); Compare1 cp3(e3, Al3, Bl3, A4[3], B4[3], ); assign Equal = (e0 & e1 & e2 & e3); assign Alarger = (Al3 | (Al2 & e3) | (All & e3 & e2) (Al0 & e3 & e2 & e1)); assign Blarger = (~Alarger & ~Equal); endmodule CSE370, Lecture 8





Functions				
<ul> <li>Use functions for complex combinational logic</li> </ul>				
	<pre>(out, in1, in2); in1, in2; out;</pre>			
assign out = 1	<pre>myfunction(in1, in2);</pre>			
function myfu input inl, i begin myfunction	-			
end endfunction	Benefit: Functions force a result			
endmodule	⇒ Compiler will fail if function does not generate a result			
CSE370, Lecture 8		24		

# Sequential Verilog-- Blocking and non-blocking assignments





- Variable is assigned after all scheduled statements are executed
   ✓ Value to be assigned is computed but saved for later
- Usual use: Register assignment

   *L* Registers simultaneously take new values after the clock edge
- Example: Swap

always @(posedge CLK) begin	always @(posedge CLK) begin A <= B;			
temp = B; $B = A;$ $A = temp;$	A <= B; B <= A; end			
end				
CSE370, Lecture 8				



## Verilog tips

#### Do not write C-code

Think hardware, not algorithms
 Verilog is inherently parallel
 Compilers don't map algorithms to circuits well

#### Do describe hardware circuits

- First draw a dataflow diagram
- Then start coding

#### ♦ References

- Tutorial and reference manual are found in ActiveHDL help
- http://www.cs.washington.edu/education/courses/cse370/08au/Tutorials/Tutorial\_3.htm
- "Starter's Guide to Verilog 2001" by Michael Ciletti copies for borrowing in hardware lab

CSE370, Lecture 8

27

## Summary of two-level combinational-logic

28

- Logic functions and truth tables
  - AND, OR, Buf, NOT, NAND, NOR, XOR, XNOR
  - Minimal set
- Axioms and theorems of Boolean algebra
  - Proofs by re-writing
  - Proofs by perfect induction (fill in truth table)
- Gate logic
  - Networks of Boolean functions
  - NAND/NOR conversion and de Morgan's theorem
- Canonical forms
  - Two-level forms
  - Incompletely specified functions (don't cares)
- Simplification
  - Two-level simplification (K-maps)

CSE370, Lecture 8

