

Lecture 23


- ◆ Logistics
 - HW8 due Wednesday, March 11
 - Ant extra credit due Friday, March 13
 - Final exam, Wednesday March 18, 2:30-4:20 pm here
 - Review session Monday, March 16, 4:30 pm, Place TBA
- ◆ Last lecture
 - General FSM Minimization
- ◆ Today
 - State encoding
 - ↳ One-hot encoding
 - ↳ Output encoding
 - State partitioning

FSM design


- FSM-design procedure
 1. State diagram
 2. state-transition table
 3. State minimization
 4. State encoding
 5. Next-state logic minimization
 6. Implement the design

Usual example: A vending machine

- ◆ 15 cents for a cup of coffee
- ◆ Doesn't take pennies or quarters
- ◆ Doesn't provide any change




A vending machine: After state minimization



A vending machine: State encoding

present state	inputs	next state	output
Q1 Q0	D N	D1 D0	open
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	- -	-
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	- -	-
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	- -	-
1 1	- -	1 1	1

A vending machine: Logic minimization




$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

$$OPEN = Q1 Q0$$

A vending machine: Implementation



CSE370, Lecture 23

7

State encoding

- ◆ Assume n state bits and m states
 - $2^n! / (2^n - m)!$ possible encodings
 - ↳ Example: 3 state bits, 4 states, 1680 possible state assignments
- ◆ Want to pick state encoding strategy that results in optimizing your criteria
 - FSM size (amount of logic and number of FFs)
 - FSM speed (depth of logic and fan-in/fan-out)
 - FSM ease of design or debugging

CSE370, Lecture 23

8

State-encoding strategies

- ◆ No guarantee of optimality
 - An intractable problem
- ◆ Most common strategies
 - Binary (sequential) – number states as in the state table
 - Random – computer tries random encodings
 - Heuristic – rules of thumb that seem to work well
 - ↳ e.g. Gray-code – try to give adjacent states (states with an arc between them) codes that differ in only one bit position
 - One-hot – use as many state bits as there are states
 - Output – use outputs to help encode states
 - Hybrid – mix of a few different ones (e.g. One-hot + heuristic)

CSE370, Lecture 23

9

One-hot encoding

- ◆ One-hot: Encode n states using n flip-flops
 - Assign a single "1" for each state
 - ↳ Example: 0001, 0010, 0100, 1000
 - Propagate a single "1" from one flip-flop to the next
 - ↳ All other flip-flop outputs are "0"
- ◆ The inverse: One-cold encoding
 - Assign a single "0" for each state
 - ↳ Example: 1110, 1101, 1011, 0111
 - Propagate a single "0" from one flip-flop to the next
 - ↳ All other flip-flop outputs are "1"
- ◆ "almost one-hot" encoding (modified one-hot encoding)
 - Use no-hot (000...0) for the initial (reset state)
 - Assumes you never revisit the reset state till reset again.

CSE370, Lecture 23

10

One-hot encoding (con't)


- ◆ Often the best/convenient approach for FPGAs
 - FPGAs have many flip-flops
- ◆ Draw FSM directly from the state diagram
 - + One product term per incoming arc
 - - Complex state diagram \Rightarrow complex design
 - - Many states \Rightarrow many flip flops

CSE370, Lecture 23

11

Vending Machine: One-hot encoded transition table


present state inputs	next state	output
$Q_3 Q_2 Q_1 Q_0$ D N	$D_3 D_2 D_1 D_0$	open
0 0 0 1	0 0 0 1	0
	0 1	0 0 1 0 0
	1 0	0 1 0 0 0
	1 1	-- -- -- --
0 0 1 0	0 0	0 0 1 0 0
	0 1	0 1 0 0 0
	1 0	1 0 0 0 0
	1 1	-- -- -- --
0 1 0 0	0 0	0 1 0 0 0
	0 1	1 0 0 0 0
	1 0	1 0 0 0 0
	1 1	-- -- -- --
1 0 0 0	--	1 0 0 0 1



CSE370, Lecture 23


12

Advantage of one-hot encoding: Designing from the state diagram



Output encoding

- ◆ Reuse outputs as state bits
 - Why create new functions when you can use outputs?
 - Bits from state assignments are the outputs for that state
 - ↳ Take outputs directly from the flip-flops




- ◆ ad hoc - no tools
 - Yields small circuits for most FSMs

CSE370, Lecture 23

14

Vending machine --- already in output encoding form



FSM partitioning


- ◆ Break a large FSM into two or more smaller FSMs
- ◆ Rationale
 - Less states in each partition
 - ↳ Simpler minimization and state assignment
 - ↳ Smaller combinational logic
 - ↳ Shorter critical path
 - But more logic overall
- ◆ Partitions are synchronous
 - Same clock!!!

CSE370, Lecture 23

16

Example: Partition the machine

- ◆ Partition into two halves




CSE370, Lecture 23

17

Introduce idle states for each partition

- ◆ SA and SB handoff control between machines



Partitioning rules

Rule #1: Source-state transformation
Replace by transition to idle state (SA)



Rule #2: Destination state transformation
Replace with exit transition from idle state




CSE370, Lecture 23

19

Partitioning rules (con't)

Rule #3: Multiple transitions with same source or destination
Source \Rightarrow Replace by transitions to idle state (SA)
Destination \Rightarrow Replace with exit transitions from idle state



Rule #4: Hold condition for idle state
"OR exit conditions and invert"




CSE370, Lecture 23

20

Example: Six-state up/down counter

- ◆ Break into 2 parts




CSE370, Lecture 23

21

Example: 6 state up/down counter

- ◆ Count sequence $S_0, S_1, S_2, S_3, S_4, S_5$
 - S_2 goes to S_3 and holds, leaves after S_3
 - S_5 goes to S_4 and holds, leaves after S_2
 - Down sequence is similar




CSE370, Lecture 23

22

Example: 6 state up/down counter

Compare behavior
on UUUUUU:




CSE370, Lecture 23

23

Example: 6 state up/down counter

- ◆ 4-state machines need 2 state bits each – total 4 state bits
 - Enough to represent 16 states, though the combination of the two FSMs has only 6 different configurations
- ◆ Why do this?
 - Each FSM may be much simpler to think about (and design logic for) than the original FSM (not here, though)
 - Essential to do this partitioning for large FSMs



CSE370, Lecture 23

24

Minimize communication between partitions

- ◆ Ideal world: Two machines handoff control
 - Separate I/O, states, etc.
- ◆ Real world: Minimize handoffs and common I/O
 - Minimize number of state bits that cross boundary
 - Merge common outputs

Mealy versus Moore partitions

- ◆ Mealy machine partitioning is **undesirable**
 - Inputs can affect outputs immediately
 - ↳ "output" can be a handoff to another machine!!!
- ◆ Moore machine partitioning is **desirable**
 - Input-to-output path always broken by a flip-flop
 - But...may take several clock cycles for input to propagate to output