Overview Logistics HW5 due today HW6 due next Friday Last lecture Finish basic latches and Flip-flops Registers Shift registers Counters Basic state machine design Today Sequential Verilog

```
Variables

• wire

• Connects components together

• reg

• Saves a value

• Part of a behavioral description

• Does NOT necessarily become a register when you synthesize

• May become a wire

• The rule

• Declare a variable as reg if it is a target of an assignment statement inside an always block

• Continuous assign doesn't count
```

```
Sequential Verilog

Sequential circuits: Registers & combinational logic

Use positive edge-triggered registers

Avoid latches and negative edge-triggered registers

Register is triggered by "posedge clk"

module register(Q, D, clock);
input D, clock;
output Q;
reg Q;
A real register. Holds Q between clock edges

Q <= D;
end
endmodule

CSE370, Lecture 16
```

```
    A construct that describes a circuit's behavior
    Can contain multiple statements
    Can contain if, for, while, case
    Triggers at the specified conditions
    begin/end groups statements within always block
    module register(Q, D, clock);
        input D, clock;
        output Q;
        reg Q;
        always @(posedge clock) begin
        Q <= D;
        end
        endmodule</li>
```

```
always example
                                                     Not a real register!!
module and gate(out, in1, in2);
                                                     Holds assignment in 
always block
  input in1, in2;
  output out;
             out;
  reg
                                            The compiler will not synthesize
   always @(in1 or in2) begin
                                            this code to a register, because out changes whenever in1 or in2
      out = in1 & in2;
                                            change. Can instead simply write
  end
                                              wire out, in1, in2;
endmodule
                                               and (out, in1, in2);
                                     specifies when block is executed i.e. triggered by changes in in1 or in2
CSE370, Lecture 16
```

```
Incomplete sensitivity list or incomplete
assignment
• What if you omit an input trigger (e.g. in2)

    Compiler will insert a latch to hold the state

    ■ Becomes a sequential circuit — NOT what you want
module and_gate (out, in1, in2);
   input
                   in1, in2;
out;
                                                  Real state!! Holds out because in2 isn't specified
   output
                                                  in always sensitivity list
   reg
                    out;
   always @(in1) begin
     out = in1 & in2;
end
endmodule

    Include all inputs in the trigger list
    Use complete assignments

                             ⇒ Every path must lead to an assignment for out
                             ⇒ Otherwise out needs a state element
CSE370, Lecture 16
```

Incomplete sensitivity lists • • always @(a or b) // it's or, not || f = a & b; • • always @(a) f = a & b; • • always f = a & b; • • Just use always@(*) for combinational logic

7

CSE370, Lecture 16

```
Assignments

    Be careful with always assignments

    Which of these statements generate state?
     always @(c or x) begin
if (c) begin
value = x;
                                            always @(c or x) begin
                                                value = x;
if (c) begin
         end
                                                  value = 0;
     y = value;
end
                                                y = value;
                                             end
always @(c or x) begin
                                              always @(a or b)
f = a & b & c;
end
   if (c)
   value = 0;
else if (x)
      value = 1;
                            2 rules:
end
                             1) Include all inputs in the sensitivity list
                             2) Use complete assignments
                              ⇒ Every path must lead to an assignment for out
CSE370, Lecture 16
                               ⇒ Otherwise out needs a state element
```

```
Another way: Use functions

    Functions for combinational logic

    Functions can't have state

module and_gate (out, in1, in2);
                     in1, in2;
  input
  output
                    out;
  assign out = myfunction(in1, in2);
  function myfunction;
input in1, in2;
                                             Benefits:
Functions force a result
    begin
      myfunction = in1 & in2;

    ⇒ Compiler will fail if function
does not generate a result
    ⇒ If you build a function wrong

  endfunction
endmodule
                                                   the circuit will not synthesize.
                                                   If you build an always block
                                                   wrong you get a register
CSE370, Lecture 16
```

```
Frame as C ifstatement

// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input A, B, C, D;
output Y;
reg Y; // target of assignment

always @(sel or A or B or C or D)
if (sel == 2'b00) Y = A;
else if (sel == 2'b00) Y = B;
else if (sel == 2'b10) Y = C;
else if (sel == 2'b10) Y = D;
endmodule

⇒ Single if statements synthesize to multiplexers
⇒ Nested if /else statements usually synthesize to logic

CSE370, Lecture 16

10
```

```
case
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
                       // 2-bit control signal
input [1:0] sel;
input A, B, C, D;
output Y:
                        // target of assignment
  always @(sel or A or B or C or D)
     case (sel)
2'b00: Y = A;
       2'b01: Y = B;
2'b10: Y = C;
       2'b11: Y = D;
                                  case executes sequentially
                                  ⇒ First match executes
⇒ Don't need to break out of case
endmodule
                                  case statements synthesize to muxes
CSE370, Lecture 16
```

```
case (another way)
// Simple 4-1 mux
 input [1:0] sel; // 2-bit control signal
input A, B, C, D;
  assign out = mymux(sel, A, B, C, D);
  function mymux;
  input [1:0] sel, A, B, C, D;
  begin
            2'b00: mymux = A;
2'b01: mymux = B;
2'b10: mymux = C;
2'b11: mymux = D;
         endcase
      end
                                      Note: You can define a function in a file
  endfunction
                                      Then include it into your Verilog module
 endmodule
CSE370, Lecture 16
```

```
default case
// 8-bit input vector
                                                        // 3-bit encoded output
          [2:0] Y;
                                                       // target of assignment
    always @(A)
      lways @(A)

as (A)

as (A)

s'b0000001: Y = 0;

s'b0000010: Y = 1;

s'b00001000: Y = 2;

s'b00010000: Y = 3;

s'b00010000: Y = 5;

s'b00100000: Y = 5;

s'b01000000: Y = 7;

s'b101000000: Y = 7;
                                                              If you omit the default, the compiler will create a latch for Y

⇒ Either list all 256 cases

⇒ Or use a function (compiler will warn you of missing cases)
           default: Y = 3'bx; // Don't care about other cases
endmodule
CSE370, Lecture 16
                                                                                                                      14
```

```
case executes sequentially
// Priority encoder
module encode (A, Y);
input [7:0] A;
output [2:0] Y;
                                                                                                                                                                                                                                                       // 8-bit input vector 
// 3-bit encoded output
                                                                                                                                                                                                                                                         // target of assignment
                                                     [2:0] Y;
              always @(A)
case (1'b1)
A[0]: Y = 0;
A[1]: Y = 1;
A[2]: Y = 2;
A[3]: Y = 3;
A[4]: Y = 4;
A[5]: Y = 5;
A[6]: Y = 6;
A[7]: Y = 7;
default: Y = 3'bx;
A[7]: Y = 3'bx;
A[7
                                                                                                                                                                                                                                           Case statements execute sequentially

⇒ Take the first alternative that matches
                                    endcase
      endmodule
CSE370, Lecture 16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           15
```

```
for
// simple encoder
module encode (A, Y);
input [7:0] A;
output [2:0] Y;
                              // 8-bit input vector
// 3-bit encoded output
          [2:0] Y;
                                   // target of assignment
integer i;
reg [7:0] test;
                                   // Temporary variables for program
  always @(A) begin
test = 8b'00000001;
Y = 3'bx;
for (i = 0; i < 8; i = i + 1) begin</pre>
      if (A == test) Y = i;
test = test << 1; // Shift left, pad with 0s
end
                                                       for statements synthesize as cascaded combinational logic
   end
endmodule
                                                           ⇒ Verilog unrolls the loop
CSE370, Lecture 16
                                                                                                      16
```

Verilog while repeat forever

- while (expression) statement
 - execute statement while expression is true
- repeat (expression) statement
 - execute statement a fixed number of times
- forever statement
 - execute statement forever

CSE370, Lecture 16

17


Blocking and non-blocking assignments


```
    Blocking assignments (Q = A)
```

- Variable is assigned immediately
- New value is used by subsequent statements
- ◆ Non-blocking assignments (Q <= A)
 - Variable is assigned after all scheduled statements are executed
 Value to be assigned is computed but saved for later
- Example: Swap

```
always @(posedge CLK)
                               always @(posedge CLK)
                                  begin
A <= B;
B <= A;
   begin
      temp = B;
      B = A;
   end
```


CSE370, Lecture 16 18






```
module stateful_and (out, in, clk);
input in, clk;
output out;
reg out;

always @(posedge clk) begin
   out <= in & out;
end
endmodule</pre>
```







Constants: 32 bits, decimal

- wire [7:0] foo = 127; // synthesis warning!
- wire [7:0] foo = 8'd127;
- wire [7:0] foo = 8'b11111111;
- wire [7:0] foo = 8'hff;
- wire [7:0] foo = 8'hFF;
- watch out: 1010 looks like 4'b1010!

CSE370, Lecture 16

25

27

Truncation

wire [7:0] a = 8'hAB;

// oops! forgot width wire b;

wire [7:0] c;

assign b = a; // synthesis warning if lucky.

assign c = a;

CSE370, Lecture 16

26

TIP: (blocking) = vs. <= (non-blocking)

- • Simple rule:
 - If you want sequential logic, use always @(posedge clk) with <= (non-blocking)
 - If you want combinational logic, use always @(*) with = (blocking)

CSE370, Lecture 16

Verilog Stratified Event Queue [1]

- Region 1: Active Events
 Most events except those explicitly in other regions
 Includes \$display system tasks
- Region 2: Inactive Events
 - Processed after all active events
 #0 delay events (bad!)

- Region 3: Non-blocking Assign Update Events
 Evaluation previously performed
 Update is after all active and inactive events complete
- Region 4: Monitor Events
 Caused by \$monitor and \$strobe system tasks
- Region 5: Future Events
 Occurs at some future simulation time
 Includes future events of other regions
 Other regions only contain events for CURRENT simulation time

CSE370, Lecture 16

