CSE370 PAL Tutorial - Using Active-HDL to Compile to PALs

Programmable Array Logic: Specification, Compilation, and Programming

Objectives

This tutorial will familiarize you with the process of mapping logic to a PAL and programming the PAL so that is ready to include on your protoboard along with other circuitry. In the following, a Verilog file describing a counter is used as an example. However, you'll use a Verilog file of your own to specify the logic to implemented in the PAL. After completing this tutorial you will know how to:

- Specify that a PAL is to be used to implement a block in your design;
- Instruct the tool as to the particular PAL to which the logic will be mapped;
- Run the compilation process and read the resulting reports about how the mapping proceeded including how to read the pin map for the part; and
- Program the PAL so that it is ready to be used on your prototyping board.

Even though this tutorial will show you all you need to know to create basic PALs, you should experiment with Active-HDL on your own. You will find that there are many tools and options that have been left out of this tutorial for the sake of simplicity. By experimenting with these tools on your own, you will become more proficient with Active-HDL, and you may find different methods that better suit your style, while still achieving the same design goals.

Start Active-HDL

- 1. Open Active-HDL.
- 2. Select the "Open existing workspace" option and select your workspace from the previous lab in the window, or click the "More…" button to attach and open it.
- 3. Click OK.

* If you have forgotten how to use the "More..." button refer back to Tutorial #1 for directions.

Using a PAL in a Design

- 4. Go back to your Verilog design for the full-adder circuit of the <u>Tutorial 3</u>.
- 5. In the tools menu select "Preferences". There are a few steps to follow to tell ActiveHDL what type of programmable array logic you are going to use.

Simulation		
P 🔛 🗄	🔀 Execute macro	8
(h A	Q Language Assistant	1
modu	Generate Test Bench	
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	A MATLAB CoSimulation Wizard	
-	🛃 Server Farm	
	🙀 Signal Alias Editor	
	Code2Graphics Conversion Wizard Ctrl+E	8
inou	🔜 VHPI/PLI Wizard	
reg	Dive-CAD/FDN Import	
	📢 Code Coverage Viewer	
alwa	👏 Profiler Viewer	E)
begi	🔑 IP CORE Generator	
\langle	Preferences	1
	Customize	
	Source Control	+
assi	gn count = tmp_count;	_

6. Select "Flows" from the Category list on the left. In the "Select Flow" drop down menu select "Multivendor Flow" then click OK.

Preferences			2 🛛
Category:		19 C	
Environment Appearance Tools File Extensions Vindows Console Advanced options Compilation VHDL Compiler Verilog Compiler Simulation Debugger Memory Management		Flows Select Flow: Multivendor Flow	
 Advanced Dataflow Generation Vhdl Case File Headers Editors 	×	Default OK Cance Figure 2	Apply

7. In the Design menu, select Flow Settings.

8	Design	Simulation	Took	₩ndow	Help	
I	Add	Files to Desig	m			P
	El Add	Current Docy	ment			
	di Con	pile				
	Con					
	2	pile All with F	ile Reo	rder		
	Ana	200 C				
	Des	ign Compilatio	in Orde	r		
	Sett	ings				
	co	ode Debug Se	ttings.			
		erate Macro				
	Flow	Settings				
	Cre.	ate Library				
	Clea	ar Implementa	tion Da	sta		
	Mer	ge Design Sou	urce Fil	es		
	Bac	kup revision				
	Res	tore revision.	11			
	And	nive Design				
	Res	tore Design				Ar
	EHer	archy pop				
	Con	ipare Docume	nt with	Symbol		
	Upd	ate Symbols				
	Upd	late Diagrams				
	Cha	nge Library				
	Cha	nge Target H	DE			
	Upd	ate Interface	in Add	Itional Ard	hitecture	

Figure 3


8. In the Flow Configuration Settings window locate the HDL Synthesis section. Change the Tool Name drop down to "Cypress Synthesis & Implementation". In the Defaults section change the Family drop down to "Cypress SPLD." Click OK.

Flow Configuration	n Settings	
C Synthesis:		
Tool nam	e: <none></none>]
Locatio	n:	
HDL Synthesis:	,	
DED Tool nam	e: Cypress Synthesis & Implementation	1
Locatio	n: C:\Program Files\Cypress\Warp\bin	
	🔽 Use Server Farm	
Implementation:		
Tool nam	e: Chones 💌	Ĺ
Locatio	n:	
	🗖 Liee Server Farm 🔤	
Simulation:		
	Use Server Farm]
Defaults:		
Fami	y: Cypress SPLD 💌]
	OK Cancel Help	
	Figure 4	

9. Open the design flow by clicking on the Design Flow icon in the tool bar.



10. In the Design Flow page to the left of the "Synthesis & Implementation" icon you will see an options button. Click the options button (Highlighted orange in Figure below).



11. Ensure that the Top Level Unit drop down has your Verilog file in it. If not, change it to match the file you want programmed in the PAL. Note: For a file to be listed in the Top Level Unit drop down box it must already be compiled. Change the Device drop down box to "c22v10" and the Package drop down to "PALCE22V10-25PC". Click OK when finished.

Synthesis and Implementation ()ptions
Design Files: □ ● ■ lab6.adf 1 ● ● ← count_logic.v	General / Input/Output / Tech Mapping / Messaging Top Level Unit: count_logic Family : Cypress SPLD Package : PALCE22V10-2SPC/PI Goal: Area Speed Optimization Effort: None Normal Exhaustive Use custom CTL file: Browse
Update synthesis order	Cancel Help

Figure 7


12. When you are ready to generate the files to program your PAL click on the "Synthesis & Implementation" icon (shown in figure below) on the Design Flow page. This will cause a file of type *.jed to be generated that can be used to program your PAL. **NOTE: Only click on the synthesis & implementation button once. You will need the log file for the next step to determine the pin configuration. If aldec starts a second synthesis it will clear the log files.** When performing a new synthesis, aldec clears the log files in preparation for the new synthesis but then does NOT perform a new synthesis because the old synthesis is up-to-date. This leaves you with a blank log file. If this happens and your log file is blank, change something in your Verilog file, save it, recompile it, then

synthesis it. This will cause aldec to perform a new synthesis and generate a new log since the source file changed causing the files to be out-of-date.



Figure 8

13. After the synthesis completes click the reports button that is located to the left of the Synthesis & Implementation button. (Highlighted orange in Figure below).



14. You should look at this report carefully and make sure you understand all its parts. Double click on the report for your Verilog module and scroll down until you find the diagram the displays the location of the pins. The diagram should like the figure below. NOTE: Pin 12 is GND and Pin 24 is Vcc even though they say not used. You might want to save this part of the log for future reference when you use your PAL on your protoboard. Note that the pins are assigned by the tool. In a later tutorial, we'll learn how to specify where each input and output should be assigned.

di i		▲ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
329		
330	PLD Compiler Software:	PLA2JED.EXE 31/03/2000 [v4.02] 6.3 IR 35
331		
332		ut" icon=FILE_RPT_PINOUT>
333	PINOUT INFORMATION (1	19:29:39)
334		
335	Nessages:	
336	- 2011년 1월 1999년 1월 1999년 1월 1999년 1월 1998년 1월 1998년 1998	g for duplicate NODE logic.
337	None.	
338		
339		
340		C22V10
341	1.	
3.42	trigger = 1	24 * not used
3.93	reset = 2	[23]= count(3)
344	not used * 3	22 = count (1)
345	not used * 4	(21)* not used
346 347	not used * 5 not used * 6	20 * not used 19 * not used
348	not used * 6 not used * 7	18 * not used
349	not used * 8	171 * not used
350	not used * 9	161= count (0)
351	not used *[10]	151= count (2)
352	not used * 11	14 = count (4)
353	not used *[12]	(13)* not used
354	not upon (11)	1201 200 2000
355		
356		
3.57	Summery:	
358	AND THE PROPERTY AND	Count = 0 Varning Count = 0
359	100000	
1.	1	ا
	esign flow 🚖 counter.v 🚊	

Figure 10

- 15. Goto the special PAL programming station in the lab and logon as the appropriate user that contains your .jed file on its network share.
- 16. Place your 22V10 PAL chip in the programmer. First lift the release lever so that it is pointing straight up. The TOP of the chip (end with notch) should be away from the lever(see diagram on right of programmer). Place the chip in the programmer so that the chip is as close to the lever as possible. This means that all the extra space for pins should be left towards the top of the programmer. DO NOT force the chip in. Make sure to properly align the pins. The bottom of the chip should be near the bottom of the programmer which is next to the lever. Your chip should fit in the red box shown in the diagram below. After placing the chip in the programmer close the lever.




Figure 11

17. From the programs menu go to BK PRECISION and open the program BK4uw. After BK PRECISION opens and finds the programmer, verify the programmer is working by looking on the "programmer" box in the bottom of the window under status(red circle in Figure 12) it should say "ready," if it doesn't contact the course staff. IMPORTANT: Verify the programmer is setup for your PAL by looking at the "Device" window located at the bottom of the screen(red arrow in Figure 12) and making sure the program lists "Cypress PALCE22V10" as the Device. If the Cypress PALCE22V10 is listed SKIP step #4 and go to step #7. If another device is listed go to step #4.

Å .	5.		Disgnost	ESR Se	ect/der select Bank Read Ve	ity Program Brase	BK PRECISIO
Scanni Scanni Scanni Scanni Scanni Scanni Scanni Commun Progra Select Buffer	ng p ng p ng p ng p ng p ng p ishi icat amer ed d che	ort(s) for ort(s) for ort(s) for ort(s) for ort(s) for ort(s) for ort(s) for ort(s) for ng connecti	865 (DI 865 (Mu 864 863 848 861 844A on ate: re ber: 13 1 AT171 nge of .	L48) ltipgm sy (ECP mode ached 100 8-01281. V128. device: 0	t of maximal in this LPT mod) W:72, R:00]) . (378h).	Statistics Success: 0 Failure: 0 Total: 0 Reset Court down: Disabled
		cksum in ra			002D627b	,	Reload Count down
Addres	00.00				Programmer	Device	
Device	Org.	Size 1 16C4	Start	End 16C3	Type: 844A	Type: PALCE22V	/10 🔶
Buffer:	×1	1604	ñ	1603	Status: Ready	Mfr.: Cypress	
File:	*8	-	-	-	Port: 378H	Adp.:	
	ne	Checks	Sum: 0002	2D627h	YESI: Manual		

Figure 12

18. To setup the programmer to select your PAL go to the "Device" menu and click on "Select Device." In the Select Device window (shown in figure below) type "Cypress PALCE22V10" in the Search field. There are several Cypress PALs, make sure you select "Cypress PALCE22V10." Click OK when finished. The PAL should now show up in the Device window at the bottom of the screen should now look similar to the figure above.

All Only selected	type Only selected manufacturer	
Manufacturer	Name	Adapter
Cypress	PALCE16V8	
Cypress	PALCE16V8 (SOIC20)	DIL20/SOIC20 ZIF 300 mil
Cypress	PALCE16V8 (PLCC20)	DIL20/PLCC20 ZIF
Cypress	PALCE20V8	
Cypress	PALCE20V8 (PLCC28)	DIL28/PLCC28 ZIF
Cypress	PALCE22V10	
Cypress	PALCE22V10 (PLCC28)	DIL28/PLCC28 ZIF
		7 foun
earch: Cypress PAL	DE	
	OK Canc	el Device info

Figure 13

19. Next you will need to setup the options you will be able to perform on this chip. Select the menu option "Operation options," which is located under the "Device" menu and the "Device options" sub menu.

Device	Buffer	Options	Diagnostics He	lp	
Selec	t/defaul t device t EPRON		FS Alt+FS y ID	Select/def Select	Blank Re
	ce option			Operation option	ns Alt+0
Read Verif	У		F6 F7 F8	Statistics Statistics Associated file Special	Alt+5
Prog Erase Test	e		F9 F10		
Devi	ce info	3	Ctrl+F1	-	

Figure 14

20. In the Device Operation Options window make sure the "Device" checkbox has a check in it. Click OK.

Device operation options	×
Insertion test	
Insertion test:	Enable 💌
Command execution	
Erase before programming:	Disable 💌
Blank check before programming:	Disable 💌
Verify after reading:	Enable 💌
Venity:	Once 🔻
Programming parameter	

Figure 15

21. Select Load from the File menu and navigate to your .jed file and click open.

Dir. history:	Z:\designs\cse370_fall03_lab2\	lab2_test1\synthesis 💌 🥳	3 6
Look jn 🔽) synthesis	• • •	100
k22v10			
counter.je	d		
ile <u>p</u> ame:	counter.JED	<u>ء</u> و	pen
File <u>pame</u> : Files of type:	counter.JED JEDEC ("JED)		ben ncel

Figure 16

22. Click the Erase Button on the toolbar to erase the PAL



23. Click the Program button on the toolbar to load your .jed file onto the PAL.



24. A window will appear asking for confirmation. Make sure the Device box has a check mar. If the check mark is present click YES. If a check mark does not appear, click no and go to step 5.

Program selected?	
Cypress PALCE22V10	
Device operation option	ns
Insertion test	
Insertion test:	Inable
- Command execution	
Erase before programming:	Disable
Blank check before programming:	Disable
Verify after reading:	
Verity.	Ince
Programming parameters	
[x] Device	
[] Security fuse	
Yes No	

25. After the device finishes programming a window will come up and ask if you want to repeat this action. Click on the no button

and the second		W	0000000000
		" key to repeat	last activity
	or theats rises	c) key to est	

26. Congratulations you have programmed your PAL. Remember to Exit BK PRECISION, remove the PAL from the programmer, and log out of the computer for the next person.

Concluding Remarks

You should now understand how to program a PAL to implement logic you specified in a Verilog file. You should have a sense for the tool flow that compiles a specification, a set of Boolean equations, fits them to a particular device (in this case, the 22V10), and then creates a programming file to match. You should have also learned to use the PAL programmer in the lab and have a PAL ready to use in yoiur protoboard.

|--|