

Lecture 20

◆ Logistics

- HW8 due in one week (5/30), one more after that HW9 (6/4)
- Lab related issues
- No class on Monday!

◆ Last lecture

- Robot ant in maze (started)


◆ Today

- Continue on ant in maze
- FSM simplification


Robotic ant in a maze

◆ Robot ant, physical maze

- Maze has no islands
- Corridors are wider than ant
- Design the robotic ant's brain to get to the food!



Robot Ant behavior



Notations


◆ Sensors on L and R antennae

- Sensor = "1" if touching wall; "0" if not touching wall
 - ☒ L'R' ≡ no wall
 - ☒ L'R ≡ wall on right
 - ☒ LR' ≡ wall on left
 - ☒ LR ≡ wall in front

◆ Movement

- F ≡ forward one step
- TL ≡ turn left slightly
- TR ≡ turn right slightly

State Diagram




State transition table (and state encoding)

state	L	R	next state	outputs	state	inputs	next state	outputs
X, Y	L	R	X+, Y+	F	TR	TL		

Next state logic minimization

6. Circuit Implementation


- ◆ Outputs are a function of the current state only - Moore machine



Extra credit (worth 15pts equivalent in a midterm)

Design the robotic ant's brain with virtual maze representation

- Due last day in class, Friday, June 6; printouts only
- Graded on clarity and completeness of explanation
- No questions will be answered



CSE370, Lecture 20

9

The maze

◆ Virtual maze

- 128×128 grid
 - ↳ Stored in memory
 - ↳ 16384 8-bit words
- YX is maze addresses
 - ↳ X is the ant's horizontal position (7 bits)
 - ↳ Y is the ant's vertical position (7 bits)
- Each memory location says
 - ↳ 00000001 \equiv No wall
 - ↳ 00000010 \equiv North wall
 - ↳ 00000100 \equiv West wall
 - ↳ 00001000 \equiv South wall
 - ↳ 00010000 \equiv East wall
 - ↳ 00100000 \equiv Exit

Can have multiple walls
Example: 00001100
 \Rightarrow Walls on South and East

CSE370, Lecture 20


10

Design of different components

Predesigned:



Submit the designs for:



CSE370, Lecture 20

11

Recommendations


- ◆ Memory controller
 - Move horizontally: Increment or decrement X
 - Move vertically: Increment or decrement Y
- ◆ Shift register for heading
 - N: 0001
 - W: 0010
 - S: 0100
 - E: 1000
 - Rotate right when ant turns right
 - Rotate left when ant turns left
- ◆ Combinational logic for antennae logic

CSE370, Lecture 20

12

FSM Minimization

- ◆ Two simple FSMs for odd parity checking




CSE370, Lecture 20

13

Collapsing States

- ◆ We can make the top machine match the bottom machine by collapsing states S_0 and S_2 onto one state




CSE370, Lecture 20

14


FSM Design on the Cheap

- ◆ Let's say we start with this FSM for even parity checking



FSM Design on the Cheap

- ◆ Now an enterprising engineer comes along and says, "Hey, we can turn our even parity checker into an odd parity checker by just adding one state."




Two Methods for FSM Minimization

- ◆ Row matching
 - Easier to do by hand
 - Misses minimization opportunities
- ◆ Implication table
 - Guaranteed to find the most reduced FSM
 - More complicated algorithm (but still relatively easy to write a program to do it)

A simple problem

- ◆ Design a Mealy machine with a single bit input and a single bit output. The machine should output a 0, except once every four cycles, if the previous four inputs matched one of two patterns (0110, 1010)
- ◆ Example input/output trace:
in: 0010 0110 1100 1010 0011 ...
out: 0000 0001 0000 0001 0000 ...

... and a simple solution



CSE370, Lecture 20

19

Find matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S_0	S_1	S_2	0	0
0	S_1	S_3	S_4	0	0
1	S_2	S_5	S_6	0	0
00	S_3	S_7	S_8	0	0
01	S_4	S_9	S_{10}	0	0
10	S_5	S_{11}	S_{12}	0	0
11	S_6	S_{13}	S_{14}	0	0
000	S_7	S_0	S_0	0	0
001	S_8	S_0	S_0	0	0
010	S_9	S_0	S_0	0	0
011	S_{10}	S_0	S_0	1	0
100	S_{11}	S_0	S_0	0	0
101	S_{12}	S_0	S_0	1	0
110	S_{13}	S_0	S_0	0	0
111	S_{14}	S_0	S_0	0	0

CSE370, Lecture 20

20

Merge the matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S_0	S_1	S_2	0	0
0	S_1	S_3	S_4	0	0
1	S_2	S_5	S_6	0	0
00	S_3	S_7	S_8	0	0
01	S_4	S_9	S_{10}	0	0
10	S_5	S_{11}	S_{10}	0	0
11	S_6	S_{13}	S_{14}	0	0
000	S_7	S_0	S_0	0	0
001	S_8	S_0	S_0	0	0
010	S_9	S_0	S_0	0	0
011 or 101	S_{10}	S_0	S_0	1	0
100	S_{11}	S_0	S_0	0	0
110	S_{13}	S_0	S_0	0	0
111	S_{14}	S_0	S_0	0	0

Merge until no more rows match

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S_0	S_1	S_2	0	0
0	S_1	S_3	S_4	0	0
1	S_2	S_5	S_6	0	0
00	S_3	S_7	S_7	0	0
01	S_4	S_7	S_{10}	0	0
10	S_5	S_7	S_{10}	0	0
11	S_6	S_7	S_7	0	0
Not (011 or 101)	S_7	S_0	S_0	0	0
011 or 101	S_{10}	S_0	S_0	1	0

The final state transition table

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S_0	S_1	S_2	0	0
0	S_1	S_3	S_4	0	0
1	S_2	S_4	S_3	0	0
00 or 11	S_3	S_7	S_7	0	0
01 or 10	S_4	S_7	S_{10}	0	0
Not (011 or 101)	S_7	S_0	S_0	0	0
011 or 101	S_{10}	S_0	S_0	1	0

A more efficient solution

