| Overview <br> Last lecture <br> - Review of D latches and flip-flops <br> - T flip-flops and SR latches <br> - State diagrams <br> - Asynchronous inputs <br> Today <br> - Cascading flip-flops <br> - Clock skew <br> - Registers <br> CSE370, Lecture 18 |
| :--- |



## Shift registers

- Hold successively sampled input values
- Delays values in time
- Example: 4-bit shift register
$\boldsymbol{k}$ Stores 4 input values in sequence


CSE370, Lecture 18


Summary: Sequential-logic building blocks

- Know latches and flip-flops
- R-S latch
- D latch and D flip-flop
- Master/slave flip-flops
- T flip-flop
- Know clocks, timing, timing diagrams - Flip-flop timing and delay specifications
- Clock skew
- Understand asynchronous inputs
- Metastability and how to avoid it
- Know basic registers
- Storage registers, shift registers, counters

CSE370, Lecture 18

