

## Multilevel logic

- Basic idea: Simplify logic using >2 gate levels
- Time-space (speed versus gate count) tradeoff
- Two-level logic usually
- Has smaller delays (faster circuits)
$\boldsymbol{K}$ But more gates and more wires (more circuit area)
$\boldsymbol{K}$ Sometimes has large fan-ins (slow)
- Easier to eliminate hazards
- Multilevel logic usually
- Has less gates (smaller circuits)
$\boldsymbol{\Sigma}$ But can be slower (more gate delays)
- Harder to eliminate hazards



## Multilevel logic example

- Function X
- SOP: $X=A D F+A E F+B D F+B E F+C D F+C E F+G$ $\boldsymbol{K} X$ is minimized!
$\boldsymbol{K}$ Six 3 -input ANDs; one 7 -input OR; 25 wires
- Multilevel: $X=(A+B+C)(D+E) F+G$ $\boldsymbol{k}$ Factored form
K One 3-input OR, two 2-input OR's, one 3-input AND; 10 wires



| Example: AOI and OAI |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
| CEE30, eturue 10 | 12 |

## Issues with multilevel design

- No global definition of "optimal" multilevel circuit
- Optimality depends on user-defined goals
- Synthesize an implementation that meets design goals
- Synthesis requires CAD-tool help
- No simple hand methods like K-maps
- CAD tools manipulate Boolean expressions
$\boldsymbol{\kappa}$ Factoring, decomposition, etc.
- Covered in more detail in CSE467


## Multilevel logic summary

- Advantages over 2-level logic
- Smaller circuits
- Reduced fan-in
- Less wires
- Disadvantages w.r.t 2-level logic
- More difficult design
- Less powerful optimizing tools
- Dynamic hazards
- What you should know for CSE370
- The basic multilevel idea
- Multilevel NAND/NAND and NOR/NOR conversion
- AOI gates

CSE370, Lecture 10

Types of hazards

- Static 1-hazard
- Output should stay logic 1
- Gate delays cause brief glitch to logic 0
- Static 0-hazard
- Output should stay logic 0
- Gate delays cause brief glitch to logic 1

- Dynamic hazards
- Output should toggle cleanly
- Gate delays cause multiple transitions


## Dynamic hazards

- Occur when a literal assumes multiple values
- Through different paths with different delays
- Causes an output to toggle multiple times


CSE370, Lecture 10
18


