Problem 1  Carry Select Adders

This question is about Carry Select Adders, another type of adder that is faster than the straightforward ripple carry adder. In the Carry Select Adder, the bits are broken into blocks. The computations within each block are performed simultaneously, giving a speed up due to parallelization. Because the carry value from earlier blocks is not initially known in later blocks, each block computes the sum for both possible values of its “carry in” bit. Once a block’s true carry in value is known, multiplexers are used to select the correct sum bits (multiplexers on the bottom) and carry bits (multiplexers on the left side).

Ben Bitdiddle and Alyssa P. Hacker are arguing (again) about the best way to implement an 18-bit carry select adder. Assuming full adders and multiplexers incur the same delay of n Ben argues that the fastest implementation would be to use 3 groups of 6 adders and incur a delay of 8n as shown below:
Alyssa obviously disagrees and thinks that there is an implementation that has a delay of \(7n\). Does such an implementation exist? If so show how it can be done.

**Problem 2  Blast from the Past (Review)**

Draw the CMOS transistor implementation of the following Boolean expressions. Minimize the number of transistors used:

(a) \((A + B)(DC + EC)\)

(b) \(\overline{A} \overline{B} + \overline{C} + \overline{D}\)