Question 1) Draw the CMOS transistor level circuit that implements the following function: \( \neg(AB + C) \). Use as few transistors as possible. This problem will be graded on the quality of the circuit as well as its correctness.
Question 2) Given the following flip-flop:

Part 1: Draw the gate-level circuit for a 4 bit carry-chain adder:

Fill in the following table. If something cannot be known, place an X in that region.
Question 3) (2 pages)

Part 1: Draw the gate-level circuit for a 4 bit carry-chain adder:

\[ \text{Sum} = A \oplus B \oplus C_{in} \]
\[ \text{Carry} = AB + C_{in}A + BC_{in} \]

which gives the 1-bit full-adder

\[ A \]
\[ B \]
\[ C_{in} \]
\[ \text{Sum} \]
\[ \text{Carry} \]
\[ \text{FA} \]

Part 2: Draw the gate-level circuit for a 4 bit carry-lookahead adder: (see Harris & Harris Fig 5.1)

The sum signal for each 1-bit CLA block will use the 3-input XOR

\[ S_i = A_i \oplus B_i \oplus C_{in,i} \]

Then draw the carry-logic, we'll simplify our notation with,

generate, \( G_i = A_iB_i \) and propagate, \( P_i = A_i + B_i \) signals.

For a 4-bit CLA, \( C_4 = C_0 \) with no \( C_{in} \) on the first bit.

\[ G_0 \]
\[ P_1 \]
\[ G_1 \]
\[ P_2 \]
\[ G_2 \]
\[ P_3 \]
\[ G_3 \]
\[ C_1 \]
\[ C_2 \]
\[ C_3 \]
\[ C_{out} \]

which represents the expr, \( C_{out} = G_{i+1} + C_{i+1}P_i \)
Part 3: Given the following delay model:

1 input gates = 1 FO1
2 input gates = 3 FO1
3 input gates = 5 FO1
4 input gates = 6 FO1
5 input gates = 7 FO1
6 input gates = 8 FO1

What is the critical path delay of the carry-chain adder (without any significant optimizations)?

The critical path in the carry-chain FA is in the carry-logic, see above. The longest possible path goes through a single 2-input gate (any one of the AND gates) then the 3-input OR gate. So the delay for a single FA is

\[ \text{2-input gate } \Rightarrow 3 \text{FO1} \]
\[ \text{3-input gate } \Rightarrow 5 \text{FO1} = 8 \text{FO1} \]

We had a 4-bit adder, so then 4 \( (8 \text{FO1}) \Rightarrow 32 \text{FO1} \) for our whole chain.

What is the \textit{minimum} critical path delay of the carry-lookahead adder? (Note carefully that word \textit{minimum}).

The shortest path (minimum), comes from the \( \text{Cin} \) input to the \( \text{cout} \), which passes through a 2-input \textit{AND} then a 2-input \textit{OR}, as the effect due to that input is only delayed by 2 \( (3 \text{FO1}) = 6 \text{FO1} \) given our delay model.
Question 4) Short answer (2 pages!)

4.1) Explain the difference between the = and <= operators in Verilog.

=, blocking operator, current statement must complete before moving onto next (for inter-dependent statements).

=>, non-blocking operator, assignments are concurrently computed, assignments should be independent, gives speed efficiency gains.

4.2) always @(posedge clk) and always @(clk) are both useful constructs. What is the functionality of each.

posedge specifies only rising edge of clock cycle, so only one event per clock cycle, whereas always @(clk) will trigger twice a clock cycle, rising & falling edge.

4.3) Can the output of this circuit ever be 0?

No if we do not consider delay, in pure logic terms, we only have 2 possible inputs

<table>
<thead>
<tr>
<th>In</th>
<th>Min</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

However, we need to think of glitches due to the delay in the inverter.

4.4) If there's an Enable signal on your chip and it is left unconnected (floating), you can observe that the circuit could work occasionally. Why?

Floating pins are susceptible to noise, so a lot of noise on the EN wire can cause the enable to toggle off/on due to noise fluctuations.

4.5) Draw the circuit for a 2 bit carry select adder.

FA = One-bit carry chain (or ripple carry full adder).

Calculates each sum & carry assuming the value for Cin then uses the actual value of each Cin to select the correct value.
4.6) Why would you choose to use an ASIC instead of an FPGA to build a product?
- Faster than FPGA
- Typically more efficient
- More flexible design.

4.7) Why would you choose to use an FPGA instead of an ASIC to build a product?
- Reconfigurable
- Cheaper, FPGAs have minimal upfront cost.

4.8) Why would you choose to build an ASIC instead of full-custom to build a product?
Significantly faster time to market in less time spent in design iterations, which translates to shorter profit.

4.9) Why is there such a thing as a refresh cycle with DRAM?
The capacitor used to store each value leaks e^- over time, needs a refreshed charge to maintain its logic state.

4.10) Why are enable lines on chips often active-low?
Lower amounts of noise in the line around 0V versus Vdd. Active low \( \Rightarrow \) more stable signal.