Q1: 15 points

First, begin with the truth table.

<table>
<thead>
<tr>
<th>( \overline{ABC} )</th>
<th>( A )</th>
<th>( B )</th>
<th>( C )</th>
<th>( Y )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
</tr>
<tr>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
</tr>
<tr>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
</tr>
<tr>
<td>( 1 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
</tr>
<tr>
<td>( 1 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
<td>( 1 )</td>
<td>( 1 )</td>
</tr>
<tr>
<td>( 1 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
</tr>
<tr>
<td>( 1 )</td>
<td>( 1 )</td>
<td>( 1 )</td>
<td>( 1 )</td>
<td>( 0 )</td>
</tr>
</tbody>
</table>

6 points (truth table and logic)

Write out your logic equation,

\[ Y = \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} B \overline{C} + \overline{A} \overline{B} \overline{C} \]

We could go straight to implementing this into CMOS, but we want to simplify the expression to reduce and optimize our implementation.

Using De Morgan's law:

\[
Y = \overline{(AB + \overline{AB}) \cdot \overline{C} + (\overline{AB} + \overline{AB}) \cdot \overline{C}} = \overline{(AB + \overline{AB}) \cdot \overline{C}} \cdot \overline{(\overline{AB} + \overline{AB}) \cdot \overline{C}}
\]

\[
Y = \overline{(\overline{AB} + \overline{AB} + C) \cdot (\overline{AB} + \overline{AB} + C)} = \overline{(\overline{AB} + \overline{AB}) + C} \cdot \overline{(\overline{AB} + \overline{AB}) + C}
\]

\[
Y = \overline{((\overline{A + B} \cdot (A + B)) + C) \cdot ((\overline{A + B} \cdot (A + B)) + C)}
\]

Now everything is in terms of two terms and building up the transistor gates follows, replace ANDs with serial connections ORs with parallel connections.
int xnor3(intA, intB, intC) {
    return !(A&B&C);
}
Delay in combinational circuits: 

Delay in combinational circuits is caused by the parasitic capacitance in MOS transistors. The charging and discharging of capacitances in the internal nodes of the transistor due to the changes in the inputs and outputs is responsible for delay.

The W/L values for a transistor are factors in the individual capacitance values along with the oxide capacitance.

A capacitive model for a MOSFET
3) Pull up network of PMOS transistors

Pull down network of NMOS transistors

\[ Y = (A \land B) + C + D \]

Pullup network and pull down network complement each other. Analyze pull down network

Two nmos connected in series implement "and" function

Two nmos connected in parallel implement OR

A \land B

A + B
Therefore, the pull-down network implements:

\[ A\cdot B + c + D \]. But, CMOS logic is complimentary so the final logic function implemented is:

\[ Y = (A\cdot B) + c + D \]

C. Code

```
// Assuming A, B, C, D are either 0 or 1.
int booleanFunction(int A, int B, int C, int D) {
    return !(A & B | C | D);
}
```